

CLAIMS:

1. An apparatus, comprising:

a first storage to store a plurality of data, said first storage coupled to a host bus

through a first path and responsive to one or more of a plurality of control signals to transfer selected parts of said data to said host bus; and

a monitor circuit, coupled to said host bus to track processor initiated host bus cycles and to identify processor initiated host bus read cycles targeted to a virtual PCI device logically residing behind a primary PCI bus, wherein said primary PCI bus is coupled to said host bus through a second path which is distinct from said first path;

wherein said monitor circuit is to generate said plurality of control signals to transfer a select one or more said data to said host bus during one or more of said identified host bus read cycles targeted to said virtual PCI device.

2. The apparatus of claim 1, wherein said virtual PCI device is a virtual PCI-PCI bridge.

3. The apparatus of claim 1, further comprising a second storage coupled to said host bus and responsive to one or more of said plurality of control signals to selectively receive said data from said host bus to store in said second storage;

wherein said virtual PCI device resides logically behind a virtual PCI-to-PCI bridge which resides logically behind said primary PCI bus; and

wherein said monitor circuit is to further identify host bus write cycles targeted to a location, within a configuration space reserved for said virtual PCI-to-PCI bridge, which

8 specifies a bus number and to generate said control signals to receive said bus number from
9 said host bus to store in said second storage.

1 4. The apparatus of claim 1, further comprising a processor which is coupled to said
2 host bus, wherein said processor, said first storage, and said monitor circuit are integrated
3 into a single chip package.

1 5. The apparatus of claim 3, wherein said first storage and said monitor circuit are
2 coupled to said host bus through an internal processor bus.

1 6. The apparatus of claim 1, wherein said first storage is responsive to one or more of
2 said plurality of control signals to selectively receive data from said host bus to store in said
3 first storage;

4 wherein said monitor circuit is to further identify processor initiated host bus write
5 cycles targeted to said virtual PCI device residing logically behind said primary PCI bus;

6 wherein said monitor circuit is to generate said plurality of control signals to receive
7 data from said host bus to store in said storage during one or more of said identified host bus
8 write cycles targeted to said virtual PCI device.

1 7. The apparatus of claim 1, wherein said storage is comprised of random access
2 memory; and

3 said identified host bus read cycles targeted to said virtual PCI device include host
4 bus cycles targeted to memory address space allocated to said virtual PCI device.

8. The apparatus of claim 1, further comprising a mirror register coupled to said host bus and responsive to one or more of said control signals to receive data from said host bus; wherein said monitor circuit is to further identify host bus write cycles targeted to a configuration-address register; and wherein said monitor circuit is to generate said control signals to receive data from said host bus to store in said mirror register during said host bus cycles identified as targeted to said configuration-address register.

9. The apparatus of claim 1, wherein said identified host bus read cycles targeted to said virtual PCI device include host bus cycles to I/O address space allocated to said virtual PCI device.

10. The apparatus of claim 1, wherein said first storage includes a first plurality of configuration registers; and wherein said identified host bus cycles include host bus cycles targeted to configuration space reserved for said virtual PCI device.

11. The apparatus of claim 10, wherein said virtual PCI device resides behind a virtual PCI-to-PCI bridge, and wherein said first storage includes a second plurality of configuration registers, and wherein said monitor circuit is to further identify host bus cycles targeted to configuration space allocated to said virtual PCI-to-PCI bridge, and

wherein said monitor circuit is to generate said plurality of control signals to transfer a select one or more said data to said host bus during one or more of said identified host bus read cycles targeted to said configuration space allocated to said virtual PCI-to-PCI bridge.

12. An apparatus, comprising:

a first storage, wherein contents of said first storage specify a first address space allocated to a primary PCI bus.

a second storage, wherein contents of said second storage specify a second address space allocated to a virtual PCI device logically residing behind said primary PCI bus; and

a control circuit, coupled to said first and said second storage, wherein said control circuit is to couple to a host bus to track processor initiated host bus cycles and to select host bus cycles to route to said primary PCI bus, wherein said routed cycles are to be selected, based on said contents of said first storage and said second storage, to exclude host bus cycles targeted to said second address space.

13. The apparatus of claim 12, wherein said first and said second address space includes memory host bus address space.

14. The apparatus of claim 12, wherein said first and said second address space includes host bus I/O space.

15. The apparatus of claim 12, wherein said first and said second address space includes PCI compliant configuration address space.

09696395-062901
T06290-569666

1 16. The apparatus of claim 12, wherein said virtual PCI device is a virtual PCI-to-PCI
2 bridge.

1 17. The apparatus of claim 16, further comprising:
2 a plurality of configuration registers;
3 a third storage coupled to said control circuit, wherein contents of said third storage
4 indicate a bus and a device number in which said virtual PCI-to-PCI bridge logically resides,
5 and wherein said control circuit is to further select, based on said bus and said device
6 number, host bus cycles, targeted to configuration address space of said virtual PCI-to-PCI
7 bridge, to route to said plurality of configuration registers.

1 18. A system comprising:
2 one or more processors coupled to a host bus;
3 a host-to-PCI bridge to route select processor initiated host bus cycles to a primary
4 PCI bus; and
5 a host bus device, coupled to said host bus, to monitor said host bus, to identify
6 processor initiated host bus cycles targeted to a first virtual PCI device which resides
7 logically behind said primary PCI bus, and to intercept select said identified cycles targeted
8 to said first virtual PCI device;
9 wherein said host-to-PCI bridge is to not forward said identified cycles which are
10 targeted to said first virtual PCI device.

1 19. The system of claim 18, wherein said first host bus device includes a plurality of
2 configuration registers, wherein said intercepted cycles, include host bus cycles targeted to
3 configuration space reserved for said first virtual PCI device and are to be routed to access
4 said plurality of configuration registers.

1 20. The system of claim 18, wherein said first host bus device includes an array of
2 memory devices, wherein said intercepted cycles include host bus cycles targeted to a
3 memory space allocated to said virtual PCI device and are to be routed to access said array of
4 memory devices.

1 21. The system of claim 18, further comprised of a second host bus device coupled to
2 said host bus, wherein each said host bus device intercepts host bus cycles targeted to a
3 distinct virtual PCI device which resides logically behind said primary PCI bus, wherein said
4 distinct virtual PCI devices each have a distinct bus number and device number combination.

1 22. The system of claim 18, wherein said virtual PCI device resides logically behind a
2 primary virtual PCI-to PCI bridge, wherein said primary virtual PCI-to-PCI bridge resides
3 logically behind said primary PCI bus, and wherein said host bus device is to snoop said host
4 bus to determine a bus number assigned to said primary virtual PCI-to PCI bus.

1 23. The system of claim 22, wherein said virtual PCI device resides logically behind a
2 secondary virtual PCI-to PCI bridge which resides logically behind said primary virtual PCI-
3 to-PCI bridge; and

wherein said first host bus device includes a plurality of bridge configuration registers, wherein said intercepted cycles include host bus cycles targeted to the configuration space reserved for said secondary virtual PCI-to PCI bridge and are to be routed to access said plurality of bridge configuration registers.

24. A method comprising:

capturing a current host bus cycle initiated by a processor;

determining whether said captured cycle is targeted to a virtual PCI device residing logically behind a primary PCI bus; and

intercepting said current host bus cycle, if said current cycle is determined to be targeted to said virtual PCI device, and not routing said cycle to said primary PCI bus.

25. The method of claim 24, wherein said intercepting includes routing to access a storage coupled to said host bus.

26. The method of claim 24, wherein said intercepting includes routing to access a location within a plurality of configuration registers.

27. The method of claim 24, wherein said determining includes determining whether said current cycle is a write cycle targeted to a configuration-address register and snooping said current host bus cycle to receive data from said host bus if said current cycle is a write cycle targeted to said configuration-address register and writing some or all of said data into a mirror register.

30. The method of claim 24 wherein said virtual PCI device is a virtual PCI-to-PCI bridge